PCSX-Redux Git Update (May 24, 2026)

PCSX-Redux Git (2026/05/24) is an ongoing fork of the PCSX PlayStation Emulator. The project aims to modernize the codebase by eliminating the plugin system to create a unified codebase for all emulation tasks, using SDL/OpenGL3+/ImGui for better portability and readability. The latest updates include various hardware tests, improvements in GTE instruction latency, and the addition of a detailed latency probe binary. Other enhancements focus on the debugging and rendering experience. The changelog highlights numerous merges and modifications to improve functionality and performance.

(HEY YOU!! We hope you enjoy! We try not to run ads. So basically, this is a very expensive hobby running this site. Please consider joining us for updates, forums, and more. Network w/ us to make some cash or friends while retro gaming, and you can win some free retro games for posting. Okay, carry on 👍)

PCSX-Redux Git (2026/05/24) has been compiled. This is another iteration of the PlayStation Emulator, PCSX. Although the project is still under development, the primary objectives include: updating the codebase to modern standards, eliminating the plugin system to form a comprehensive monolithic codebase for all aspects of PlayStation emulation, utilizing SDL/OpenGL3+/ImGui to enhance portability and readability, improving the debugging process, and upgrading the rendering experience.

PCSX-Redux Changelog::
* Merged pull request #2016 from nicolasnoble/hardware-tests
* Introduced 573 2MB VRAM tests.
* Combined makefiles.
* Merged remote-tracking branch ‘origin/gte-latency’ into hardware-tests
* Added RESULTS.md containing the full GTE input-register latency table
* Implemented latency probes for all remaining GTE instructions
* Added RTPS / RTPT perspective latency probe binary
* Introduced NCS / NCCS / NCDS lighting-singles latency probe binary
* Integrated NCDT into GTE latency probe (depth-cue triple)
* Added NCT to GTE latency probe and reduced MAX_N to 32
* Refactored GTE latency probe into shared header and added NCCT control regs
* Implemented GTE input-register latency probe
* Merged remote-tracking branch ‘origin/dcache-tests’ into hardware-tests
* Tests: Added d-cache mode hardware test suite
* Merged remote-tracking branch ‘origin/regwrites’ into hardware-tests
* Clarified that SBUS data width is per-device in regwrites
* Tests: Introduced MMIO partial-word write masking probe